DSpace Repository
High Performance Double Precision Floating Point Computation Using FPGA Based Accelerators and AES Model
Login
DSpace Home
→
Ph D Thesis
→
Department of Electronics and Communications Engineering
→
Department of Electronics and Communications Engineering
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
High Performance Double Precision Floating Point Computation Using FPGA Based Accelerators and AES Model
Boppidi Srikanth
;
Guide: M Siva Kumar, J V R Ravindra
URI:
http://localhost:8080/xmlui/handle/123456789/823
Date:
2021
Show full item record
Files in this item
Name:
1_title.pdf
Size:
180.4Kb
Format:
PDF
View/
Open
Name:
2_ declaration.pdf
Size:
161.4Kb
Format:
PDF
View/
Open
Name:
3_certificate.pdf
Size:
150.1Kb
Format:
PDF
View/
Open
Name:
4_acknowledgement.pdf
Size:
9.097Kb
Format:
PDF
View/
Open
Name:
5_ abstract.pdf
Size:
85.03Kb
Format:
PDF
View/
Open
Name:
6_contents.pdf
Size:
182Kb
Format:
PDF
View/
Open
Name:
7_ list of figures.pdf
Size:
175.8Kb
Format:
PDF
View/
Open
Name:
8_ list of tables.pdf
Size:
84.90Kb
Format:
PDF
View/
Open
Name:
9_abbrevations.pdf
Size:
167.3Kb
Format:
PDF
View/
Open
Name:
10_ chapter 1.pdf
Size:
635.6Kb
Format:
PDF
View/
Open
Name:
11_ chapter 2.pdf
Size:
1.093Mb
Format:
PDF
View/
Open
Name:
12_ chapter 3.pdf
Size:
1.551Mb
Format:
PDF
View/
Open
Name:
13_ chapter 4.pdf
Size:
1.139Mb
Format:
PDF
View/
Open
Name:
14_ chapter 5.pdf
Size:
690.5Kb
Format:
PDF
View/
Open
Name:
15_ chapter 6.pdf
Size:
829.7Kb
Format:
PDF
View/
Open
Name:
16_ chapter 7.pdf
Size:
186.4Kb
Format:
PDF
View/
Open
Name:
80_recommendation.pdf
Size:
6.259Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Department of Electronics and Communications Engineering
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register